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虽然全球 90%的光学头生产厂商都在中国大陆，但 PDIC 元件都依靠进口。
近年来我国逐步认识到 PDIC 的重要性，相关单位也曾致力于 PDIC 的研制，但目
前尚未见到有自主知识产权的单片集成 PDIC 产品。用于 CD 机的 PDIC 是各种单
片集成PDIC研究的基础，鉴于目前市场的迫切需求，本文采用低成本的标准CMOS
工艺研制了用于 CD 机的单片集成 PDIC，就芯片设计、流片加工、封装和测试开
展了以下主要工作，并取得了以下结果： 
1、从低成本角度出发，讨论与无锡华润上华(CSMC) 0.5µm CMOS 标准工艺
兼容的各种光电探测器结构，设计了适合 780nm 波长、具有高低结结构的
N+/N-Well/P-Sub 光电探测器结构。从理论上计算了该光电探测器的绝对光谱响
应和频率特性，2.5V 反向偏压时，780nm 和 650nm 波长下的响应度分别为 0.25A/W
和 0.21A/W、截止频率分别约为 15.7MHz 和 53MHz。 
2、设计了用于 CD 机 PDIC 的六象限 N+/N-Well/P-Sub 光电探测器阵列，并采
用 Silvaco 软件研究了其隔离和串扰问题。2.5V 反向偏压下，780nm 和 650nm 波
长的入射光在 10~100µW 的入射光功率范围内串扰因子均小于 5%。 




















带宽可达到 53MHz；采用 Hspice 对 PDIC 的高带宽部分(A~D 象限)和高增益(E~F
象限)部分进行了仿真，灵敏度分别为 35.9mV/µW 和 72.4mV/µW；带宽分别为
16.05MHz 和 14.5MHz；总功耗约为 78mW。 
5、采用 Cadence 版图设计工具完成了六象限单片集成 PDIC 的版图设计，并
委托无锡华润上华流片加工，实际芯片面积约 900×1100µm2。 
6、设计了 PDIC 的 CMP 封装结构，提出了 PDIC 重要参数的测试方法，并亲
自建立了静态参数的测试装置。用该方法和设备对简易 CFP 封装的样品完成了探
测器和 PDIC 直流特性的测试。光电探测器的暗电流小于 0.15nA；测量了 2.5V 反
向偏压下探测器的结电容和绝对光谱响应，单位面积结电容约为 5.5×10-5 
pF/µm2，780nm 和 650nm 波长的响应度分别大于 0.25A/W 和 0.11A/W。780nm
波长下 PDIC 高带宽部分的灵敏度为 31.17~42.47mV/µW；高增益部分的灵敏度为




限 PDIC，并设计了一种基于 CSDA 结构的新型负反馈跨阻放大器。 
2、实践了一种应用多种设计工具进行 OEIC 协同设计的新方法，包括采用
Silvaco 软件研究光电探测器性能及其阵列的隔离问题、采用 Hspice 进行线路






电路软件——Hspice 中实现 OEIC 的协同设计。 
5、设计了 PDIC 主要参数的测试方案，并自主建立了一套相应的测试装置。 
 

















PDIC (Photodetector Integrated Circuit) is one of the key elements in optical 
pickup unit (OPU) of optical storage systems. It has attracted great attention in Silicon 
OEIC study due to the huge application market and the potential scientific research 
value in OEIC field. Comparing with hybrid solution, monolithic OEIC provides more 
advantages, such as compactness, high bandwidth, low-cost, high reliability, and so on. 
It is the prime way to get PDIC with better performance and lower cost PDIC. 
Nowadays, 90% OPU factories are in China, but their PDIC products all depend 
on importation from NEC, Philips, etc. Recent years, the importance of PDIC has 
been realized at home. And some departments have devoted much to this field. 
However, there is still neither patent nor product of monolithic PDIC inland. Because 
of the most fundamental status of PDIC utilized in CD machine and its urgent market 
requirements, this dissertation develops a monolithic PDIC for CD machine by low 
cost standard CMOS technology. Some study results are obtained as follows: 
1. In order to get low cost PDIC, the standard 0.5µm CMOS process of CSMC 
Technology Corporation in WuXi city is selected. Some CMOS process compatible 
photodetector (PD) structures are discussed. An N+/N-Well/P-Sub PD with high-low 
junction structure is designed for 780nm wavelength. Also, the theoretical absolute 
spectral response and frequency characteristic are calculated. In 780nm and 650nm 
wavelength with a reverse bias of 2.5V, the responsivity is about 0.25A/W and 
0.21A/W, the PD’s cut-off frequency is 15.7MHz and 53MHz, respectively.  
2. The PD array consisting of six N+/N-Well/P-Sub diodes is designed for PDIC. 
The Silvaco software is used to study the isolation and crosstalk problem. Simulation 
results demonstrate that the crosstalk factor is less than 5% at 2.5V reverse bias. 
3. In order to utilize EDA tool to complete compatible-design of OEIC, a whole 
photodetector Hspice model is made. It includes the optical current, dark current, 
junction capacitor, series resistor, parallel resistor, and noise characteristics.  
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analyzed at system level, which provides theoretical reference for CMOS TIA design.  
Based on CDSA and three-stage push-pull voltage amplifier structures, a new CMOS 
TIA with –3dB frequency of 53MHz is designed. The compatible design of PDIC by 
Hspice is accomplished. The sensitivity of high-bandwidth part and high-gain part is 
35.9mV/µW and 72.4mV/µW, respectively. And the bandwidth of these two parts is 
16.05MHz and 14.5MHz, respectively. The maximum power dissipation is 78mW. 
5. With Cadence Virtuoso Layout Editor, the monolithic PDIC layout is 
completed. The real chip area is about 900×1100µm2. 
6. The CMP packaging frame and a set of test method for PDIC is planned. The 
test equipments are set, too. Then some performances are tested with bare chips in a 
CFP packaging. The dark current of PD is less than 0.15nA. The absolute spectral 
response and capacitance of PD are measured at 2.5V reverse bias. Its unit area 
capacitance is about 5.5×10-5pF/µm2, and its responsivity of 780nm and 650nm is 
larger than 0.25A/W and 0.11A/W, respectively. The sensitivity of high-bandwidth 
part is from 31.17 to 42.47mV/µW, and the one of high-gain part is from 61.67 to 
74.32mV/µW. The output-offset voltage is less then 15mV. The power dissipation in 
dark condition is less than 56mW. All of the tested performances meet the design 
requirements except that frequency and noise can’t be measured temporarily. 
The innovation points of this dissertation are as follows: 
1) A monolithic PDIC is designed fully based on low-cost standard CMOS 
technology. Also, a new type CSDA structure TIA is designed and used in PDIC. 2) A 
new compatible-design method applying multi-EDA software for OEIC is practiced in 
this paper. 3) Depended on basic equations of PD and with the Laplace transform 
method, a novel analysis means for PD’s frequency response is proposed. 4) A new 
Hspice model of PD is made for OEIC design. 5) The test method for key 
characteristics of PDIC is proposed. And the relative test equipments are established 
by ourselves. 
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OEIC，是目前硅基 OEIC 研究的一个热点。本章将从光盘存储系统开始，介绍 PDIC
的基本功能及其当前发展的基本情况。 
 
1.1 光盘存储系统与 PDIC 简介 
1.1.1 光盘存储系统简介 
光盘存储技术 早起源于 1972 年荷兰 Philips 与美国 MCA 公司推出的激光
电视唱片，自 1982 年 Philips 公司发表红皮书确定了今日 CD 光盘的外观、尺寸、
形状、信号的记录方式及相关产品的规格，光盘存储技术得到了飞速发展。1996





而目前 HD-DVD 存在三个规格：2002 年 1 月 Sony、Philips 等 9 大公司所提出了
BD (Blu-ray Disc)规格；2002 年 8月 Toshiba 及 NEC 为主所提出了 AOD (Advance 
Disc)规格；2003 年台湾工研院光电所(ITRI)为主也提出了新的 HD-DVD 规格
[1]
。
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